The paper presents the design and implementation of a digital rule-relational fuzzy logic controller. Classical and decomposed logical structures of fuzzy systems are discussed. The second allows a decrease in the hardware cost of the fuzzy system and in the computing time of the final result (fuzzy or crisp), especially when referring to relational systems. The physical architecture consists of IP modules implemented in an FPGA structure. The modules can be inserted into or removed from the project to get a desirable fuzzy logic controller configuration. The fuzzy inference system implemented in FPGA can operate with a much higher performance than software implementations on standard microcontrollers.
Introduction
The general architecture of the Multiple Inputs Single Output (MISO) Fuzzy logic Inference System (FIS) is shown in Fig. 1 . It consists of the following components: a fuzzification block, a knowledge base, an inference block and a defuzzification block (Chojcan and Łęski, 2001; Czogała and Pedrycz, 1985; Rutkowska et al., 1997; Kovačić and Bogdan, 2006; Passino and Yurkovich, 1998; Piegat, 2006) . 
Fuzzy inputs
Crisp inputs
Fuzzy output Crisp output ... (Piegat, 2005) on the corresponding universes of discourse X K , . . . , X 2 , X 1 and Y, respectively (i K = 1, . . . , N K , . . . , i 2 = 1, . . . , N 2 , i 1 = 1, . . . , N 1 , where N k (k = 1, . . . , K) denotes the number of the linguistic values for the k-th input variable).
The general inference process usually proceeds in four (or three for a system with only a fuzzy output) steps (Czogała and Pedrycz, 1985; Rutkowska et al., 1997; Sulaiman et al., 2009) 2. Inference: the truth value for the premise of each rule is computed and applied to the conclusion part of each rule (the then-parts of the rules).
3. Aggregation: all of the fuzzy subsets obtained in the previous step are combined together to form a single fuzzy set B for output variable Y (fuzzy output).
4. Defuzzification: converts the fuzzy output set B to a crisp number y (this operation is superfluous if the fuzzy logic inference system has only fuzzy output).
Rule and relational fuzzy systems
The output fuzzy set B iK ...i1 for rule R iK ...i1 can be expressed by means of the formula (Czogała and Pedrycz, 1985; Rutkowska et al., 1997 )
where the symbol • denotes the compositional rule of inference operators (e.g., sup-min, sup-prod), and iK ...i1 represents the relation between the premise and antecedent of R iK ...i1 rule. The single output fuzzy set B for collection of rules can be computed on the basis of two approximate reasoning methods: Method 1. The fuzzy sets B iK ...i1 are combined together to get a single fuzzy set by using aggregate operator, denoted as∨:
Method 2. A global relation for all rules is appointed as
and then the output fuzzy set is computed according to the formula
In Method 1, Steps 2 and 3 of the algorithm described in Section 1 are always performed when the input values are changed while in Method 2 they are executed when aggregating all rules to get the global relation. Fuzzy systems using the first method are called rule fuzzy systems or FITA (First Inference Then Aggregate), those applying the second one-relational fuzzy systems or FATI (First Aggregate Then Inference) (Czogała and Łęski, 1998) .
Hardware models of the FITA and FATI systems
In the discussion presented below, it has been assumed that the fuzzy reasoning method is based on Mamdani's composition (conjunctive interpretation of if-then rules). In this case, the relation is of the general form
where ∧ denotes the MIN operator (Czogała and Łęski, 1998; Rutkowska et al., 1997) .
The membership function for Method 1 (singleton fuzzification method) can be expressed as (7) where τ iK ...i1 is a degree of truth for the i K . . . i 1 -th rule,
The formula (7) can be computed in the structure presented in Fig. 2 (Hrynkiewicz and Wyrwoł, 2000) . It consists of the following components: It can be noticed that, using the classical Mamdani inference technique, the FITA inference system, presented in Fig. 2 , triggers all rules in every calculation of the output result (Sakthivel et al., 2010; Uppalapati and Kaur, 2009; Al-Aubidy, 2010) .
The membership function for Method 2 (Czogała and Łęski, 1998; Rutkowska et al., 1997; Yager and Filev, 1994) can be expressed as
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The formula (9) can be evaluated in the structure presented in Fig. 3 . The membership function of the global fuzzy relation (4) is computed (before the inference process for input values x has been started) and stored in cells of the memory (as a fuzzy look-up table). The fuzzy operations 'min' and 'max' are performed by decoders and the output buffer of the memory (during the inference process).
...
... 
Decomposition technique
A decomposition technique based on a projection of the global fuzzy relation has been proposed by Gupta et al. (1986) . It allows the global relation to be converted into subrelations i (i = 1, . . . , K), and thus can be used only in relation type inference systems (FATI)
where projection is defined as memory is needed to store it. These disadvantages can be eliminated if decomposition is used for the knowledge base (Walichiewicz, 1984; Martins and Carvalho, 2001; Wyrwoł, 2004a) . In this case, Gupta's decomposition method can be extended into FITA systems (Fig. 5) .
Hierarchical model of the FITA and FATI systems
The general structure of the decomposed fuzzy system is shown in Fig. 6 (for Gupta's primary decomposition method p = 1; to avoid the decomposition error (Di Nola et al., 1984; Lee et al., 1995) , using a modified decomposition technique, e.g., based on partitioning the knowledge base , 2004a; 2008; 2011) , the number of subsystems p in general cases can be greater than 1). systems (in Fig. 6 marked as F IS pk (k = 1, . . . , K); p depends on the decomposition method). They can be implemented as rule (FITA) or relational (FATI) fuzzy inference engines.
Subsystem HFIS 1
Subsystem HFIS p 
Comparison of the primary and the decomposed model of fuzzy inference systems
The estimated hardware cost of the fuzzy inference system can be expressed as
where HC Pmem , HC Lconn and HC Lcomp denote the hardware cost of the memory modules, connections and components used in the system, respectively (Wyrwoł, 2004a) . The hardware cost can be calculated for primary (H FIS ) and hierarchical (H HFIS ) structures of the models described in Sections 3 and 5. To compare the two structures, a hardware cost reduction coefficient has been defined as
Theoretically, the computed hardware cost reduction coefficient is presented graphically in Fig. 7 for relational systems and Fig. 8 for rule systems. For reasonable parameters n or N (p = 1), the decomposition method leads to the lowering of hardware costs (Hung-Ping and Parug, 1996) . The practically created fuzzy inference systems, in the aspect of the hierarchic structure, do not always permit reducing hardware costs, especially if the parameter p is Decomposition of the fuzzy inference system for implementation in the FPGA structure 477 greater than 1. The hardware cost reduction coefficient for some fuzzy inference systems (used as benchmarks) is presented in Table 1 . The knowledge bases of the systems describe respectively fuzzy controllers (denominated as 1, 3, 4) (Baturone et al., 1997; Kim and Cho, 1999; Yager and Filev, 1994) , an ENOR gate (denominated as 2) (Lee et al., 1995) , a truck park controller (denominated as 5) (Rutkowska et al., 1997; Kim, 2000) , a temperature controller of a heated air-stream (denominated as 6) (Ollero and Garcia-Cerezo, 1989 ), a fuzzy controller for stabilization of an inverted pendulum (denominated as 7) (Yamakawa, 1989) , a fan controller (denominated as 8) (Hurdon, 1993 ) and a fuzzy system for identification of nonlinear systems (denominated as 9) (Rovatti et al., 1995) . For the primary decomposition technique (p = 1), the hardware cost is lower if the system is built as a hierarchical structure, and it is the highest for FATI systems. The number of subsystems should be increased in some cases (p > 1) to avoid the inference error (Lee et al., 1995 , Wyrwoł, 2004a 2011) , and then the hardware cost of the system may increase. This problem is not critical for most FATI systems.
Summarizing, the hierarchical structure of the fuzzy inference analytical model (Section 5) offers major advantages over the flat structure (Section 3):
• lower hardware cost;
• hardware cost (of the FITA system) does not depend strongly on the number of linguistic values of the input variables N i (i = 1, . . . , K, the formula (1)), e.g., does not depend strongly on the number of rules
• system consists of the same simple and compact structure components (SISO subsystems and fuzzy arithmetic logic units). • hardware cost of the FATI does not depend on the number of rules;
• FATI systems calculate the result of inference in the shortest time;
• FITA systems allow the parameters of the knowledge base to be changed during the inference process (adaptive control systems);
• FITA systems require complex fuzzy logic arithmetic units to be implemented (their hardware cost depends on the format of the membership functions);
• FATI systems require bigger memory to store fuzzy relations (global or subrelations in the case of a hierarchical structure).
Hardware implementation of the rule-relational, modular fuzzy inference system allows high performance (FATI approximate reasoning method), flexibility (altering parameters of the knowledge base, the system architecture, etc.), and additionally, low cost (a hierarchical structure, smaller size of memory required to store fuzzy relations). The general architecture of the digital 8-bit fuzzy inference system FPGA-FIS is shown in Fig. 9 (Wyrwoł, 2004a) . It consists of two main components: a memory module and an FPGA chip. The first is connected to the FPGA via an 8-bit bidirectional data bus, 20-bit address bus and 6-bit control bus. The external RAM module is generally used to store the knowledge base of the system (or subsystems) and fuzzy subrelations (as a form of fuzzy look-up tables).
In the FPGA chip module of the fuzzy inference system two interfaces are implemented: Memory Interface and Control/Configuration Interface. The first provides communication between the modules contained in FPGA and external RAM. The second allows an external device (e.g., a microprocessor) to configure the fuzzy system and then to control the inference process.
The modules, implemented in the FPGA chip, perform various tasks: fuzzy operations control the inference process, system configuration, etc. They are provided communication (control signals and data) via an internal bus, but at the same time only one of them is the master (control unit) and has direct access to the RAM buses to control the system behavior.
All of the main designed modules are briefly described below: The modules can be implemented in an FPGA chip to create a desirable rule (FITA), relational (FATI) or rule-relational (FITA-FATI) fuzzy system (Table 2 : ' * ' denotes that the module is not required for a system with fuzzy output only, '•' means that the module is always required in the system, '•' means that the module can be used in the system, but if not implemented, the appropriate task has to be executed by an external device, e.g., in a microprocessor system). If any optional component is not implemented in the fuzzy system, the appropriate task (for example, calculating a fuzzy relation) should be executed by an external device (and the final results, for example, a fuzzy relation, are then stored in the RAM of the system). The library of modules has been described in Verilog HDL (Accellera, 2002; Xilinx, 2009; Bhasker, 1998; Palnitkar, 1996; Minns and Elliott, 2008) . This allows implementing it in any FPGA chip easily (the modules can be used in design entry phase of the system). An example of the description of one of the modules, Memory Management Unit, is depicted in Listing 1.
Example implementation of the fuzzy relational system
As an example, possible implementation of the fuzzy relational system (FATI) with 8-bit resolution is described. For clarity the system, has been divided into two separate parts. They are illustrated in Figs. 10 and 12.
The first shows part of a fuzzy system which is active during the configuration process, the second-during the inference process. The master module in the configuration mode is Memory Management Unit (Listing 1). It provides all the necessary signals and an address to write (or read) information from an external device to the RAM modules. The external device, e.g., a PC with a dedicated program, prepares fuzzy subrelations, according to Eqn. (11) and Fig. 5 , and it sends to the memory the modules of the FPGA-FIS system (the fuzzy subrelations can be also created in the system using additional modules gathered in Table 2 ). Configuration data (subrelations) are sent to the inference system via an RS232 interface. Therefore, an additional microcontroller has been used. It converts serial data into parallel data, accepted by the Control/Configuration Interface.
The data to be sent to the system are organized in blocks of 64 kB. Each data block represents a subrelation for subsystem F IS pk (k = 1, . . . , K; p depends on the decomposition method, in some cases p is equal to 1), as depicted in Fig. 6 . For a SISO system, the subrelation Table 2 . Modules required for realization of the specific fuzzy inference system. 
of memory, where mbf _res, x_res and y_res are membership, input and output data resolutions, respectively. The master module in the inference mode is the Inference Management Unit (Fig. 12) . It provides an address to the RAM modules (the memory is in read mode) and necessary signals to Fuzzy Accumulator FAcc and Defuzzification Unit DFU.
The main function of the FAcc module is to find the fuzzy output set B by computing the fuzzy AND operation of the fuzzy sets B 1 , . . . , B K (results of the composition actual fuzzified input values x 1 , . . . , x K and fuzzy relations stored in RAM, as expressed by Eqn. (9)). As an example, the description of a simplified version of the two-input Fuzzy Accumulator FAcc2 is depicted in Listing 2. It has been assumed that the membership functions of the fuzzy sets (as well as functions of fuzzy relations) have the form of a look-up table as presented in Fig. 13 (Patyra et al., 1996) .
Defuzzification Unit transfers the fuzzy inference result B to the external device via Control/Configuration Interface or converts it first into a crisp value. The ... inference and defuzzification tasks can be executed simultaneously (Wyrwoł, 2004b 
Conclusion
The fuzzy inference system presented in the paper has been tested on a prototype board. It consists of an FPGA Xilinx Spartan II XC2S200 chip (Xilinx, 2008) , an Atmel 
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... AVR ATMega family ATMega32 microcontroller (Atmel, 2007) with an RS232 interface and 1 MB of external SRAM on the board (2 modules K6T4008C1B, (Samsung Electronics, 1998) ). The microcontroller is connected to Control/Configuration Interface of the FPGA. It operates only as an RS232 monitor. It receives commands or data from a host computer (FPGA-FIS software, not described in the paper, allows the configuration data of the fuzzy system to be prepared, controlled and tested) and sends it to the FPGA. Additionally, the development system has an on-board DLC5 ISP programmer (Zbysiński and Pasierbiński, 1992) , which allows loading the bitstream of a design as generated by the Xilinx development software WebPack ISE (ver. 8) into the internal configuration memory of the FPGA.
All of the modules presented in Table 2 have been implemented and tested using the XC2S200 prototype board. The hardware resources of the FPGA chip required for implementation of the modules are presented in Table 3 .
Decomposition of the fuzzy inference system for implementation in the FPGA structure The hardware fuzzy inference system can be characterized by hardware cost and performance. The first parameter was discussed in Section 6. The system based on an FPGA chip has 1 MB of external SRAM. It is sufficient to store the subrelations of the system depicted in Fig. 6 , knowledge bases of the primary system and decomposed SISO subsystems. As an example, the fuzzy relational system has two-input, single-output and 8-bit data resolution. The classical implementation of the system requires up to 16 MB of RAM. Considering the system to be designed as a hierarchical architecture, the memory amount has been reduced to 2×64 kB=128 kB (according to Eqn. (15)).
Performance can be characterized by the input to output time t IOdt (Patyra et al., 1996; Chmiel and Hrynkiewicz, 2008) . This is defined as the time from the moment of providing the input variables to the system until computing the output result (crisp or fuzzy) at the output. The performance of some digital fuzzy inference systems (PLC Simatic S7 CPU416 and CPU314 (Siemens AG, 1996) , FPGA XC4006 (Hollstein et al., 1996) , ASIC FC110 (Togai InfraLogic, Inc., 1991; Hollstein et al., 1996) , DDS Fuzzy Logic (Patyra et al., 1996) ) is presented in Table 4 .
It can be noted that in SimaticS7 (CPU416 and CPU314) a fuzzy inference system is implemented in PLC hardware in a program way (as an FB30, FC30 or FC31 modules). Hence, the data are processed serially and the performance of the system is the lowest. The other systems are implemented in hardware and the performance is higher. The DDS Fuzzy Logic System is characterized by the highest performance, but its hardware cost depends strongly on input and output variables' resolution. Thus the variables are 4-bit in length and are not enough for most practically realized applications. The other systems, gathered in Table 4 , operate on 8-bit length data and the fuzzy engine is implemented as a rule system (FITA). It should also be noted that FPGA-FIS (for relational and rule-relational version of the system) performance is constant, does not depend on configuration parameters of the fuzzy system (e.g., number of if-then rules) and it is limited only by the external memory access time (55 ns, (Samsung Electronics, 1998) ). Theoretically, the input to output delay can be decreased to 15 ns by increasing the frequency of the system clock (maximum frequency for the FIS project implemented in an FPGA chip is equal to 36 MHz).
In conclusion, the presented digital, modular, hierarchical fuzzy inference system offers these major advantages:
• Modular architecture allows an appropriate rule (FITA), relational (FATI) or rule-relational (FITA-FATI) fuzzy system to be designed.
• Easy configuration of the system (the design entry phase by coding the system in an HDL or by a schematic representation) using fuzzy components from an IP library (Table 2 ).
• Architecture of the system can easily be changed through downloading the project data stream into the internal configuration SRAM of the FPGA (the reconfiguration property of an FPGA chip is not allowed for the current version of the proposed fuzzy inference system),
• High performance (Table 4) .
• Performance does not depend on the kind of output result (crisp or fuzzy) and the number of rules in the knowledge base (only for a configuration relational (FATI) or rule-relational system (FITA-FATI)).
• Parameters of the knowledge base can easily be changed, also for relational (FATI) or rule-relational (FITA-FATI) system configuration.
• Low cost, size of the memory to store fuzzy relations is the smallest.
For future research, the system will be implemented as a PSOC (Programmable System On Chip) device, the library will be expanded with new modules and the reconfigurable property of the FPGA chip will be used to dynamically change the configuration of the system in the configuration and inference modes.
